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Abstract
Phase change memory (PCM) is a scalable non-volatile mem-
ory technology that has low access latency (like DRAM)
and high capacity (like Flash). Writing to PCM incurs sig-
nificantly higher latency and energy penalties compared to
reading its content. A prominent characteristic of PCM’s
write operation is that its latency and energy are sensitive to
the data to be written as well as the content that is overwrit-
ten. We observe that overwriting unknown memory content
can incur significantly higher latency and energy compared
to overwriting known all-zeros or all-ones content. This is
because all-zeros or all-ones content is overwritten by pro-
gramming the PCM cells only in one direction, i.e., using
either SET or RESET operations, not both.
In this paper, we propose data content aware PCM writes
(DATACON), a new mechanism that reduces the latency
and energy of PCM writes by redirecting these requests to
overwrite memory locations containing all-zeros or all-ones.
DATACON operates in three steps. First, it estimates how
much a PCM write access would benefit from overwriting
known content (e.g., all-zeros, or all-ones) by comprehen-
sively considering the number of set bits in the data to be
written, and the energy-latency trade-offs for SET and RESET
operations in PCM. Second, it translates the write address to
a physical address within memory that contains the best type
of content to overwrite, and records this translation in a table
for future accesses. We exploit data access locality in work-
loads to minimize the address translation overhead. Third,
it re-initializes unused memory locations with known all-
zeros or all-ones content in a manner that does not interfere
with regular read and write accesses. DATACON overwrites
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unknown content only when it is absolutely necessary to
do so. We evaluate DATACON with workloads from state-
of-the-art machine learning applications, SPEC CPU2017,
and NAS Parallel Benchmarks. Results demonstrate that
DATACON improves the effective access latency by 31%,
overall system performance by 27%, and total memory sys-
tem energy consumption by 43% compared to the best of
performance-oriented state-of-the-art techniques.
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1 Introduction
DRAM has been the technology choice for implementing
main memory due to its relatively low latency and low cost.
However, DRAM is a fundamental performance and energy
bottleneck in almost all computing systems [89, 95, 98, 131],
and it is experiencing significant technology scaling chal-
lenges [41, 62, 67, 95–97]. Recently, DRAM-compatible, yet
more technology scalable alternative memory technologies
are being explored: phase-change memory (PCM) [7, 12,
23, 37, 40, 56, 57, 63, 76–78, 83, 106, 107, 109, 116, 127, 136,
142, 143, 145, 147–149], spin-transfer torque magnetic RAM
(STT-MRAM) [70], metal-oxide resistive RAM (ReRAM) [5,
88, 133], conductive bridging RAM (CBRAM) [71], ferro-
electric RAM (FeRAM) [18], etc. Of the various emerging
memory technologies, PCM is the most mature [73, 132]
due to its CMOS compatibility [59], deep material under-
standing [134], and availability of high-capacity working
prototypes [4, 53, 61, 80, 100, 125].
However, PCM has finite write endurance, and its access
latency and energy are higher than those of DRAM [29, 30,
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58, 60, 77, 103, 107, 118]. One key characteristic of PCM is
the asymmetry in read and write latencies [77, 86, 141].
This is because the SET operation (0→ 1 programming)
in PCM requires longer latency than the RESET operation
(1 → 0 programming). Due to memory bank interleaving,
multiple requests can be served in parallel using different
PCM banks [86]. Unfortunately, when two requests go to the
same bank, they have to be served serially. This is known
as bank conflict. Slow writes in PCM increase bank conflict
latencies, degrading system performance [121].
Modern computing systems are embracing hybrid mem-
ories comprising of DRAM and PCM to combine the best
properties of both memory technologies, achieving low la-
tency, high reliability, and high density. 3D XPoint memory
is one example of hybrid memory with DRAM and PCM
connected to separate DIMMs [21]. The IBM POWER 9 pro-
cessor [112] is another example, where embedded DRAM
(eDRAM) is used as a write cache to PCM main memory.
Many recent works mitigate the impact of slow and costly
PCMwrites in hybridmemories bymigratingwrite-intensive
pages from PCM to DRAM [13–17, 35, 45, 48, 52, 55, 81, 83,
91, 92, 107, 111, 140, 146]. Unfortunately, none of these ap-
proaches fundamentally reduce write latency at its source
and PCM latency continues to be a performance bottleneck,
especially for emerging data-intensive applications, where
high volumes of data are accessed frequently.
One simple approach to reducing PCM latency is to use
only RESET operations during all PCM writes [75, 110].
These schemes require the PCM cells in a memory location
to be SET, prior to a write. Unfortunately, if a PCM write
induces many RESET operations, the energy consumption
of such schemes can be higher than simply overwriting the
existing memory content as in a baseline system [77]. This is
because a RESET operation in PCM requires higher energy
than a SET operation. We observe that for some workloads,
the energy overhead of such a RESET-only scheme can be up
to 30% over Baseline (Section 6.1). Recent works also propose
to reduce the energy overhead of PCMwrite operations by se-
lectively programming the PCM cells [31, 33, 39, 54, 93, 137].
This is achieved by analyzing the data to be written (referred
to as write data) and the content of the memory location
that is overwritten (referred to as overwritten content).
However, such schemes increase the effective write latency
by over 15% due to the additional read request required to
find out the overwritten content (Section 6.1).
Our goal is to design a mechanism to reduce the latency
and energy of PCMwrites. We achieve this goal by exploiting
the following three major observations in this paper.
Observation 1: We observe that the energy consumed to
serve a PCM write depends on both the write data and the
overwritten content. Figure 1 plots the energy consumption
of a PCM write as the fraction of SET bits in the write data is
increased from 0% to 100% with the overwritten content (i.e.,
the initial content) set to all-0s and all-1s (see Section 5 for
our simulation parameters). We observe that if the fraction of
SET bits in the write data is less than 60%, overwriting all-0s
is more energy efficient than overwriting all-1s. Conversely,
if the fraction of SET bits in the write data is more than
60%, overwriting all-1s is more energy efficient. Therefore,
PreSET [110], a mechanism that initializes a memory location
to all-1s before overwriting it, is beneficial only in the latter
scenario, where the fraction of SET bits in the write data is
more than 60%.
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Figure 1. Energy of a PCM write for increasing fraction of
SET bits in the write data when the overwritten content is
all-0s and all-1s.
Observation 2: We observe that the number of SET bits in
the write data is workload dependent. Figure 2 plots the total
number of PCMwrites distributed into write accesses having
more than 60% and less than 60% SET bits in their write data
for each of the evaluated workloads (Section 5). We observe
that on average, only 33% of PCM writes in these workloads
have more than 60% SET bits in their write data. Therefore,
PreSET can bring energy benefit only for a small fraction of
PCMwrite accesses, leaving behind a significant opportunity
for energy improvement. Exploiting this opportunity will
not only reduce energy but also improve performance by
enabling more concurrency.
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Figure 2. Total number of PCM writes distributed into write
accesses having more than 60% and less than 60% SET bits
in their write data for each of the evaluated workloads.
We propose data content aware PCM writes (DATACON),
a new mechanism to reduce the latency and energy of PCM
writes by exploiting these two observations. The key idea
is to estimate how much a PCM write access would benefit
from overwriting known all-0s or all-1s content by compre-
hensively considering the fraction of SET bits in the write
data and the energy-latency trade-offs for SET and RESET op-
erations in PCM. Based on this estimate, DATACON selects a
memory location to redirect the write request to, containing
the best overwritten content.
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The operation of DATACON is straightforward. When a
cache block is evicted from DRAM, the memory controller
redirects the write request to a new physical address within
memory, which contains the best overwritten content for the
write data. When overwriting this content, the latency and
energy of the write operation reduces due to programming
the PCM cells only in one direction, i.e., using only SET or
RESET operations, not both. This improves system perfor-
mance. The memory controller maintains a table to record all
such address translations. As memory locations are continu-
ously re-mapped, DATACON periodically invalidates entries
from the table and re-initializes unused memory locations
with all-zeros or all-ones so that future write requests can
be serviced using them. Section 4 describes the implementa-
tion of DATACON. To limit the size of DATACON’s address
translation table, we exploit the following observation.
Observation 3:We observe that a modern PCM bank is
implemented as a collection of partitions that operate mostly
independently while sharing a few global peripheral struc-
tures, which include the sense amplifiers (to read) and the
write drivers (to write) [121]. Many workloads tend to fre-
quently access rows that belong to the same memory parti-
tion in a bank. We refer to this form of spatial locality where
rows from the same partition are read from and written to
frequently as Partition Level Spatial Locality (PLSL).
DATACON exploits the partition-level spatial locality in
a workload to cache only a part of the address translation
table inside the memory controller, while the full address
translation table is stored in memory.
We evaluate DATACONwith workloads from state-of-the-
art machine learning applications [1], SPEC CPU2017 [22],
and NAS Parallel Benchmarks [10]. Our results show that
DATACON improves performance and energy efficiency
over state-of-the-art techniques that reduce latency and en-
ergy of PCMwrites. Formulti-coreworkloads, DATACON im-
proves the effective access latency by 31%, overall system
performance by 27%, and total system energy consumption
by 43% with a hardware cost of only 9KB for a PCM mem-
ory of 128GB capacity. As DATACON reduces the latency
and energy of a PCM write access at its source, DATACON
can be combined with other mechanisms that aim to reduce
the number of write accesses to PCM [13–17, 35, 45, 48, 50–
52, 81, 91, 135, 140, 143, 146].
We make the following contributions.
• We propose an efficient technique, DATACON, which
lowers the PCM write latency and energy by overwrit-
ing the best content on a write access. DATACON over-
writes unknown content only when it is absolutely
necessary to do so. DATACON maintains a table for
address translations and methodically re-initializes un-
used memory locations to service future write requests.
• We observe that many workloads exhibit a form of
locality where rows from the same memory partition
are frequently read from and written to frequently. We
refer to this locality as Partition Level Spatial Locality
(PLSL). DATACON exploits this locality to minimize
the overhead of its address translation table by caching
address translations of only the frequently accessed
PCM partitions.
• We comprehensively evaluate the performance and en-
ergy efficiency of DATACON. Our results show that
DATACON significantly improves performance and en-
ergy efficiency across a wide variety of workloads.
2 Background
2.1 PCM Operation
Figure 3(a) illustrates how a chalcogenide semiconductor al-
loy is used to build a PCM cell. The amorphous phase (logic
‘0’) in this alloy has higher resistance than the crystalline
phase (logic ‘1’). Ge2Sb2Te5 (GST) is the most commonly
used alloy for PCM [11, 24, 72, 101, 115, 128] due to its high
amorphous-to-crystalline resistance ratio, fast switching be-
tween phases, and high endurance. However, other chalco-
genide alloys are also explored due to their better data reten-
tion properties [82, 94, 144]. Phase changes in a PCM cell are
induced by injecting current into the resistor-chalcogenide
junction and heating the chalcogenide alloy.
Figure 3 (b) shows the different current profiles needed
to program and read in a PCM device [117]. To RESET a
PCM cell, a high power pulse of short duration is applied
and quickly terminated. This first raises the temperature of
the chalcogenide alloy to 650°C, above its melting point. The
melted alloy subsequently cools extremely quickly, locking
into an amorphous phase. To SET a PCM cell, the chalco-
genide alloy is heated above its crystallization temperature,
but below its melting point for a sufficient amount of time.
Finally, to read the content (i.e., know the phase) of a PCM
cell, a small electrical pulse is applied that is sufficiently low
so as not to induce phase change in the PCM cell.
Figure 3. (a) A phase change memory (PCM) cell and (b)
current needed to SET, RESET, and read a PCM cell.
2.2 PCM Organization
To ensure reasonable memory read and write latencies at
high density, a PCM chip, like the DRAM, is organized hi-
erarchically [124]. For example, a 128GB PCM can have 2
channels, 1 rank/channel and 8 banks/rank. A bank can
have 64 partitions [121], which are similar to subarrays in
DRAM [27, 66]. Within each partition, the PCM cells are
organized as an array. A column of PCM cells is called a
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bitline. A row of PCM cells is called a wordline. Each PCM
bank can have 128 peripheral circuits to read and program
128 bits in the array in parallel.
2.3 PCM Timings
We briefly introduce the commands and timing parameters of
PCM to understand DATACON. Without loss of generality,
we describe them for the 28nm PCM design from Micron
[124]. To serve a memory request that accesses data at a
particular row and column address within a bank, a memory
controller issues three commands to the bank [121].
• ACTIVATE: activate the wordline and enable the periph-
eral circuit for the memory cells to be accessed.
• READ/WRITE: drive read or write current through the
cell. After this command executes, the data stored in
the cell is available at the output terminal of peripheral
circuit, or the write data is programmed to the cell.
• PRECHARGE: deactivate the wordline and bitline, and
prepare the bank for the next access.
Figure 4 shows the different memory timing parameters
used in DATACON. Table 1 provides the typical values of
these timing parameters based on Micron’s 28nm PCM de-
sign [124].1 Table 1 also reports the timing parameters used
in DATACON to service PCM reads and writes. DATACON
uses the SET and RESET timing parameters when overwrit-
ing all-0s and all-1s content, respectively. DATACON uses
the long-latency baseline write timing parameters only when
overwriting unknown content. Our technique improves per-
formance by minimizing the number of times unknown con-
tent is overwritten.
Figure 4. PCM timings for serving read and write requests.
3 Performance and Energy Improvements
in DATACON
3.1 Quantifying Performance Improvement
We present some motivating examples to provide intuition
for the performance improvement in DATACON. Figure 5
illustrates an 8-bit write operation in PCM. The write data
‘00100000’ is to be programmed to a memory location, whose
current content is ‘11011101’ (❶). This content is unknown
at the time of the write operation. The following four steps
are performed in sequence to service the write request in a
Baseline PCM chip [77].
1We expect these values to be similar for other PCM designs.
1: The write data is compared with the overwritten con-
tent to select the PCM cells that need to be SET. In this
example, only the third bit from the left needs to be
SET. This is achieved by setting bit 3 in the write driver
and masking others (❷).
2: The selected PCM cell is SET using a long-latency SET
pulse generated by the write driver (❸). The memory
content changes to ‘11111101’.
3: The write data is compared with the new memory con-
tent to select the PCM cells that need to be RESET. This
is achieved by programming the corresponding bits in
the write driver and masking others (❹).
4: The selected PCM cells are RESET by the write driver
using short-latency RESET pulses (❺).
We observe that after executing these four steps the memory
content is overwritten with the write data.
Table 1. PCM timing parameters based on [124].
Baseline Timing Parameters
tRCD tRAS tRP tRC
Read 3.75ns 55.25ns 1ns 56.25ns
tRCD tBURST tWR tRP tRC
Write 75ns 15ns 190ns 1ns 209.75ns
DATACON Timing Parameters
tRCD tRAS tRP tRC
Read 3.75ns 55.25ns 1ns 56.25ns
tRCD tBURST tWR tRP tRC
SET (all-0s) 3.75ns 15ns 150ns 1ns 169.75ns
RESET (all-1s) 3.75ns 15ns 40ns 1ns 59.75ns
Write (unknown) 75ns 15ns 190ns 1ns 209.75ns
Figure 6(a) and (b) illustrate, respectively, two scenarios
– one where the write data is overwritten on all-1s (as in
PreSET), and another one where it is overwritten on all-0s.
We observe that for overwriting all-1s, step 3 (compare) ❹
and step 4 (RESET )❺ are sufficient, while for overwriting all-
0s, step 1 (compare)❷ and step 2 (SET )❸ are sufficient. Thus,
in both these scenarios only two out of the conventional
four steps are sufficient for servicing a PCM write, which
improves both performance and energy consumption.
Using the timing parameters from Table 1, DATACON
leads to 71.5% and 19% lower PCM write latency than Base-
line, when using the RESET and SET timings, respectively.
We conclude that overwriting all-1s (i.e., using only RESET
operations) has a definitive performance advantage versus
overwriting all-0s. In Section 6, we demonstrate an aver-
age 27% performance improvement with DATACON over
PreSET [110] for all our evaluated workloads.
3.2 Quantifying Energy Improvement
Table 2 reports the energy consumption of the threewrite sce-
narios of Figures 5 & 6, i.e., overwriting the unknown content
(‘11011101’), overwriting all-0s (‘00000000’), and overwriting
all-1s (‘11111111’) for the same write data (‘00100000’).
Improving Phase Change Memory Performance with Data Content Aware Access ISMM ’20, June 16, 2020, London, UK
Figure 5. Servicing a PCM write request in a baseline system [77].
Figure 6. Servicing a PCM write by overwriting all-1s (a) and all-0s (b).
The total energy consumption includes (1) the energy to
prepare the memory content (preparation energy), i.e., to pro-
gram the memory content to all-0s or all-1s prior to servicing
the write request, and (2) the energy to service the write re-
quest (service energy) by overwriting the memory content
with the write data. The preparation step is not present when
overwriting unknown content as in a Baseline system [77].
Preparing a memory content with all-1s (required by the Pre-
SET technique of Qureshi et al. [110]) requires lower energy
than preparing the location with all-0s (27pJ for the former
vs. 115.2pJ for the latter). This is because only 2 SET oper-
ations are required in the former scenario, while 6 RESET
operations are required in the latter scenario to prepare the
data content for overwriting. Conversely, the service energy
to overwrite all-1s is 10X higher than that to overwrite all-0s
(column 4). This is because to overwrite all-1s, we need 7
RESET operations (see Figure 6(a)), which consume 134.4pJ
of energy vs. 13.5pJ to overwrite all-0s, for which we only
need 1 SET operation (see Figure 6(b)). We conclude that
overwriting all-0s has a definitive energy advantage (20%
lower energy than overwriting all-1s, and 11% lower energy
than overwriting unknown content). In Section 6, we demon-
strate an average 43% energy improvement with DATACON
over PreSET [110] for all our evaluated workloads.
Table 2. Energy consumption of the three overwrite scenar-
ios of Figures 5 and 6.
Write Data Overwritten Content Total Energy (pJ)Preparation Service Total
00100000
11011101 (unknown) 0 144.7 144.7
00000000 115.2 13.5 128.7
11111111 (PreSET [110]) 27 134.4 161.4
This example clearly demonstrates the latency-energy
trade-offs in overwriting all-0s and all-1s content in PCM.
Specifically, SET operations (to overwrite all-0s) are good
for energy, while RESET operations (to overwrite all-1s) are
good for performance. The exact energy and performance
trade-off depends on the number of bits that are to be SET or
RESET when overwriting content. Based on this motivating
example, we now present our mechanism, DATACON, data
content aware PCM writes.
4 Data Content Aware Access in PCM
We describe DATACON in the context of DRAM-PCMhybrid
memory, where embedded DRAM (eDRAM) is used as a write
cache to PCM main memory.2 Figure 7 illustrates how an
eDRAM cache line is mapped to 8 memory lines in a PCM
rank. For completeness, we also show the shared last level
cache (LLC) of the host CPU. For a read miss in LLC, the
memory controller first checks to see if the read address
is cached in eDRAM. If cached, the read data is sent from
eDRAM to LLC. Otherwise, the memory controller issues a
read request to PCM. The PCM read data is sent back to the
requesting CPU, bypassing eDRAM. For a write miss in LLC,
the memory controller checks to see if the write address
is cached in eDRAM. If cached, the cache line is updated
with the write data. Otherwise, a read request is issued to
PCM. The PCM data is cached in eDRAM and also sent back
to the requesting CPU. In doing so, the least-recently used
eDRAM cache line is evicted, which generates a write request
to PCM. These long-latency write requests to PCM are the
2Even though we use embedded DRAM as cache to PCM in our implementa-
tion and evaluations, DATACON is applicable to any type of hybrid memory
or standalone PCM memory.
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requests DATACON optimizes to improve both performance
and energy consumption.
Figure 7. Mapping of an eDRAM cache line to 8 memory
lines in a PCM rank, on our Baseline system.
We now describe DATACON’s address translation mecha-
nism, starting with a high-level overview.
4.1 High-level Overview
Figure 8 shows our system architecture. For a write request
from the write queue, DATACON performs three operations.
First, it selects the content to overwrite (all-0s or all-1s) based
on the write data and the energy-latency trade-off for over-
writing all-0s and all-1s (Section 4.2.2). Second, it selects
a physical address containing the appropriate content to
overwrite for servicing the write request and records this
logical-to-physical address translation in a table (Section
4.2.1). Third, it schedules the write request to PCM.
For a read request from the read queue, DATACON per-
forms two operations. First, it performs the logical-to-physical
address translation for the read address using the table (Sec-
tion 4.2.1). Second, it schedules the read request to PCM.
DATACON also methodically re-initializes unused memory
locations with all-0s or all-1s content in a manner that mini-
mizes interference with PCM accesses (Section 4.2.3).
Figure 8. DATACON’s address translation mechanism.
4.2 Detailed Design of DATACON
Figure 8 shows the detailed design of the memory controller
to support DATACON’s address translation mechanism. DA-
TACON adds four new components to the baseline memory
controller design, which are highlighted in the figure. We
describe these components in detail.
The first component is the address translation table (AT).
DATACON uses this table to record logical-to-physical ad-
dress translations, which are needed to redirect write re-
quests to the best overwritten content in PCM. AT requires
one translation entry for every possible eDRAM cache line
(e.g., of 1KB size). With 8GB/1KB = 8,388,608 cache lines
per 8GB rank (see our simulation parameters in Table 3),
DATACON requires 23MB of storage per rank for AT. We
use a PCM partition inside the rank to store the AT.
To translate a logical address on demand, an access to the
PCM partition storing the AT is required, which can increase
the address translation latency. To address this, DATACON
uses a second component, the lookup table (LUT), which re-
duces the latency of address translation by caching recently-
used address translation information in the memory con-
troller. We exploit the data access locality of a workload to
cache the address translation information of a small number
of recently-accessed cache lines in the LUT. Under this new
caching mechanism, the memory controller categorizes each
PCM request from eDRAM into one of two cases: 1) LUT hit:,
i.e., the translation of the logical address is in LUT, and ii)
LUT miss:, i.e., the translation of the logical address is not in
LUT. In the first case, the logical address is translated using
information from LUT and the request is scheduled to PCM.
In the second case, the memory controller first issues a PCM
request to read the address translation table (AT), caches
the required AT entry in the LUT, and then translates the
logical address using this entry. To make space inside LUT,
address translation of the least recently used (LRU) cache
line is evicted from LUT. If the evicted content is dirty, a
PCM request is generated to write the updated content into
the PCM partition storing the AT. In Section 6.5, we evaluate
the size of LUT and find that storing the address translation
information of only two PCM partitions in LUT (requiring
32KB of storage) is sufficient for the evaluated workloads.
The third component is the address status unit (SU). DATA-
CON uses this unit to select a physical address for the logical
address of a write request. Internally, SU implements two
queues: 1) a 32-entry ResetQ queue, which stores physical ad-
dresses that are initialized to all-0s content and 2) a 32-entry
SetQ, which stores physical addresses that are initialized to
all-1s content. The size of the SU is 256B.
The fourth component is the initialization queue (InitQ).
DATACON uses this queue to record unused physical loca-
tions in PCM, such that they can be re-initialized methodi-
cally. In terms of structure, InitQ is similar to the write queue
but much simpler, in that each InitQ entry stores only ad-
dress information and a single bit to indicate if the address
is to be re-initialized with all-zeros or all-ones, while each
write queue entry stores the write data as well the address.
We now describe the three key operations of DATACON:
1) address translation, 2) overwritten content selection, and
3) re-initialization to all-0s and all-1s content.
4.2.1 Address Translation. Figure 9 shows the details
of the address translation operation for an example read
and an example write request, using the newly-introduced
DATACON components of the memory controller. To ser-
vice a read request, the logical read address (0x30a in this
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example) is translated to the physical address 0x11fe and
scheduled to PCM. To service a write request, DATACON
first selects between overwriting all-0s and all-1s content
based on the write data 0x0005 using the Overwritten Con-
tent Selection unit (which we describe in Section 4.2.2). In
this example, without loss of generality, we assume the over-
written content to be all-0s. Therefore, DATACON selects
address 0x910b from the head of the ResetQ to redirect the
write request to. The translation of logical address 0x1078
to physical address 0x910b is recorded in LUT. The newly-
remapped address 0x1078 is also inserted in the InitQ to be
re-initialized to all-0s or all-1s content (Section 4.2.3).
Figure 9. Illustration of DATACON’s address translation
mechanism for servicing an example PCM read and write.
4.2.2 Overwritten Content Selection. Figure 10 illus-
trates DATACON’s policy to select the overwritten content
for every PCMwrite request. If the number of SET bits in the
write data is more than 60%, DATACON checks the status
table to see if there is all-0s or all-1s locations available in
PCM. If an all-1s location is available, DATACON selects
it as the overwritten content. This is because overwriting
all-1s using only RESET operations is both more energy ef-
ficient and higher performance than overwriting any other
content when the fraction of SET bits in the write data is
more than 60%. In this way, DATACON optimizes both per-
formance and energy. Otherwise, if an all-0s location is avail-
able, DATACON selects it as the overwritten content. This
is because overwriting all-0s using only SET operations has
lower latency than overwriting unknown content. In this
way, DATACON optimizes performance.
Conversely, if the number of SET bits in the write data
is less than 60% and there is an all-0s location available,
DATACON selects it as the overwritten content. This is be-
cause overwriting all-0s using only SET operations is more
energy efficient than overwriting any other content when
the fraction of SET bits in the write data is less than 60%. In
this way, DATACON optimizes energy. Otherwise, if an all-1s
location is available, DATACON selects it as the overwritten
content. This is because overwriting all-1s using only RESET
operations has lower latency than overwriting unknown
content. In this way, DATACON optimizes performance.
Figure 10. Flowchart for overwritten content selection.
DATACON overwrites the existing content, which is un-
known at the time of a PCMwrite only if there are no all-0s or
all-1s locations available in PCM to service the write request.
4.2.3 Re-Initialization of Unused Memory Locations.
As write requests are continuously re-mapped to different
locations, DATACON re-initializes unused memory locations
with all-0s or all-1s so that future PCM write requests can
be serviced using all-0s or all-1s locations. To trigger such
all-0s and all-1s re-initialization, we use thresholding. Any
time the number of entries in the ResetQ (which stores all-0s
locations) or the SetQ (which stores all-1s locations) falls
below the initialization threshold (thinit), DATACON issues
a re-initialization request of a memory address stored in the
InitQ. However, the re-initialization request may not be ser-
viced immediately. DATACON schedules re-initialization of
memory locations off the critical path to minimize their in-
terference with regular read and write accesses by exploiting
a PCM bank’s partition-level parallelism. Re-initialization
requests in DATACON are serviced when
• the read and the write queues are both empty, or
• the write queue is empty and a read request from the
read queue is being serviced by a memory partition that
is different from the one fromwhich the re-initialization
request is to be serviced.
By using a threshold to trigger memory re-initializations,
DATACON ensures that the re-initialization overhead is rea-
sonable. Furthermore, by scheduling these requests off the
critical path, DATACON’s impact on system performance is
also minimized (See Section 6.4).
4.3 Other Considerations
We discuss two main issues that may effect DATACON’s
benefits in modern systems: data encryption and irregular
memory accesses.
4.3.1 DATACONwithMemory Encryption. Many per-
sistent memory systems [6, 43, 84, 90, 92, 111, 126, 146] now
include support for data encryption [8, 9, 32, 42, 47, 113, 114,
123, 138, 139]. Enabling encryption inside the memory chip
can lead to the following two issues. First, the write data
going out of the CPU chip can change before overwriting
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the content at a memory location inside PCM. Second, 0s
and 1s in the write data may be equally distributed for most
write data. DATACON can be easily adapted to provide per-
formance gain for such systems where encryption is enabled
inside the memory chip. We observe that RESET operations
are always better than SET operations in terms of latency,
while SET operations may be more energy efficient than RE-
SET operations depending on the number of 0s and 1s in the
write data. This follows directly from the two observations
we made in Section 3.
Therefore, when the write data content is unknown and/or
equally distributed across 0s and 1s, we propose to configure
DATACON to prioritize only performance by overwriting
all-1s using only RESET operations for every PCM write.
We analyze the performance improvement of this all-1s con-
figuration of DATACON in Section 6.6. We observe that by
always overwriting all-1s, DATACON can always improve
performance 1) when the fraction of 0s and 1s in the write
data are equal (as expected with encryption) and 2) indepen-
dently of the write data content.
4.3.2 DATACON with Irregular Memory Accesses. If
a workload hasmany irregularmemory accesses (e.g., as com-
mon in graph analytics [2, 3, 36, 99, 120] or pointer chasing
workloads [19, 20, 34, 38, 46, 49, 64, 69, 102, 130]), the work-
load would likely generate many LUTmisses. This is because
PCM requests in such workloads tend to access many PCM
partitions. As DATACON caches the address translation of
only 2 PCM partitions inside LUT, most irregular accesses
will miss in the LUT, generating extra PCM traffic. To address
this, we store the full AT in a separate dedicated PCM parti-
tion, which can be accessed in parallel with other partitions
within a PCM bank using the bank’s partition-level paral-
lelism [121]. Doing so reduces the performance overhead of
servicing the LUT misses. However, the energy overhead of
LUT misses remains a concern. To address this, we store the
AT in the eDRAM cache, which provides lower-latency and
lower-energy access compared to PCM.
5 Evaluation Methodology
5.1 System Configuration
To evaluate DATACON,we designed a cycle-accurate DRAM-
PCM hybrid memory simulator with the following:
• A cycle-level in-house x86 multi-core simulator, whose
front-end is based on Pin [85]. We configure this to
simulate 8 out-of-order cores.
• Amain memory simulator, closely matching the JEDEC
Nonvolatile Dual In-line Memory Module (NVDIMM)-
N/F/P Specifications [74]. This simulator is composed
of Ramulator [68], to simulate DRAM, and a cycle-level
PCM simulator based on NVMain [104].
• Power and latency for DRAM and PCM are based on
Intel/Micron’s 3DXpoint specification [21, 124]. Energy
is modeled for DRAM using DRAMPower [26] and for
PCM using NVMain, with parameters from [124].
Table 3 shows our simulation parameters. The memory con-
troller implements a 16-entry read queue, a 16-entry write
queue, and an 8-entry InitQ per each bank.
Table 3.Major Simulation Parameters.
Processor 8 cores per socket, 3.32 GHz, out-of-order
L1 cache Private 32KB per core, 8-way
L2 cache Private 512KB per core, 8-way
L3 cache Shared 8MB, 16-way
eDRAM cache Shared 64MB per socket, 16-way, on-chip
Main memory
128GB PCM.
4 channels, 4 ranks/channel, 8 banks/rank, 8 parti-
tions/bank, 128 tiles/partition, 4096 rows/tile.
Memory interface = DDR4
Memory clock = 1066MHz
PCM Timings = See Table 1
5.2 Evaluated Workloads
We evaluate the following workloads.
• 8 SPEC CPU2017 workloads [22]: bwaves, cactusBSSN,
leela, mcf, omnetpp, parset, roms, and xalancbmk.
• 2 NAS Parallel workloads [10]: bt and ua.
• 10 TensorFlow machine learning workloads [1]: mlp,
cnn, gan, rnn, dcgan, bidirectional rnn (bi-rnn), autoen-
coder (autoenc), logistic regression (lr), random forest
(rf), and word2vec.
All workloads are executed for 10 billion instructions. Fig-
ure 11 plots the eDRAM Misses Per Kilo Instruction (MPKI)
of the evaluated workloads. For other workloads with low
MPKI (not reported in Section 6), DATACON neither signifi-
cantly improves nor hurts performance and energy.
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Figure 11. eDRAM cacheMPKI for the evaluated workloads.
5.3 Evaluated Systems
We evaluate the following systems.
• Baseline [77] services PCM writes by overwriting un-
known content.
• PreSET [110], which services PCM writes by always
overwriting all-1s.
• Flip-N-Write [33] services PCM writes by finding out
the memory content using additional reads and pro-
gramming only bits that are different from the write
data.
• DATACON redirects write requests to overwrite all-0s
or all-1s content, depending on the write data.
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5.4 Figures of Merit
We report the following figures of merit in this work.
• Access Latency: The sum of queuing delay and service
latency, averaged across all PCM accesses.
• System Energy Consumption: The sum of DRAM and
PCM energy for all accesses.
• Execution Time: The time to complete a workload.
6 Results and Discussions
6.1 Overall System Performance
Figure 12 plots the execution time of each workload for each
of the evaluated systems, normalized to Baseline. We make
two main observations.
First, between PreSET and Flip-N-Write, PreSET has higher
performance. Average execution time of PreSET is 18% lower
than Baseline, while that of Flip-N-Write is 12% higher than
Baseline. PreSET improves performance over Baseline by
programming PCM cells only in the RESET direction. Flip-
N-Write, which finds out the memory content before over-
writing it, has lower performance than Baseline due to the
extra PCM read accompanying every PCM write.
Second, DATACON has the highest performance among
all the evaluated techniques. Average execution time of DAT-
ACON is 40% lower than Baseline, 47% lower than Flip-N-
Write, and 27% lower than PreSET. DATACON outperforms
PreSET because it greatly reduces the probability of over-
writing unknown content on a write access. It does so in
two ways. First, DATACON overwrites all-0s as well, using
only RESETs, when there is no all-1s location to overwrite,
yet PreSET is limited to only overwriting all-1s, and it over-
writes unknown content in the absence of opportunity to
overwrite all-1s. As we show, overwriting all-0s provides
19% latency reduction per access than overwriting unknown
content (Section 3.1). Second, DATACON methodically re-
initializes unused memory locations to all-0s and all-1s con-
tent, whereas PreSET does so only opportunistically. We find
that the probability of overwriting an all-0s or all-1s location
is therefore much higher in DATACON than in PreSET.
To illustrate this, Figure 13 plots the distribution of to-
tal PCM writes into the type of content they overwrite in
DATACON and PreSET. We observe that PreSET overwrites
all-1s content for 41% of PCM write accesses and unknown
content for 59%. DATACON overwrites all-0s content for 54%
of write accesses, all-1s content for 42%, and unknown con-
tent for only 4% of all PCM write accesses. DATACON has
higher performance and lower energy than PreSET because
DATACON greatly reduces the number of times unknown
content is overwritten by also overwriting all-0s content in
addition to all-1s content.
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Figure 12. Execution time normalized to Baseline for the evaluated workloads.
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overwriting all-1s and unknown content in PreSET [110].
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6.2 Access Latency
Figure 14 plots average access latency of the workloads for
each of our evaluated systems, normalized to Baseline. We
make two main observations.
First, between PreSET and Flip-N-Write, PreSET has lower
access latency than Flip-N-Write. Access latency of PreSET
is 19% lower than Baseline and that of Flip-N-Write is 10%
higher than Baseline. Flip-N-Write, which increases the queu-
ing delay of a PCM write request to serve the extra read re-
quest needed to first know the memory content, has higher
access latency than Baseline. PreSET, on the other hand, re-
duces access latency by programming PCM cells only in the
SET direction. Second, average access latency of DATACON
is 43% lower than Baseline, 50% lower than Flip-N-Write,
and 31% lower than PreSET. The reason for DATACON’s
improvements are the same as explained in Section 6.1.
6.3 Energy Consumption
Figure 15 plots the total energy consumption of each of the
workloads for each of our evaluated systems, normalized to
Baseline. We make three main observations.
First, the average energy consumption of Flip-N-Write is
lower than Baseline by only 0.5%. Although Flip-N-Write
saves PCM write energy by minimizing the programming of
PCM cells in a memory location based on the write data and
the overwritten content, such energy saving is compensated
by the energy increase due to the PCM read, which is issued
before every write access to find out the overwritten data.
Second, between PreSET and Flip-N-Write, PreSET has an
average 30% higher energy consumption than Flip-N-Write.
High energy consumption in PreSET is due to three reasons.
First, PreSET consumes energy to prepare a memory location
with all-1s content before overwriting it. This preparation
energy is higher than the energy consumed in reading the
content as required by Flip-N-Write. Second, as PreSET does
not analyze the write data, the energy consumption in Pre-
SET can be high when there are many RESET operations
to be performed to service a write. This is the case where
the number of SET bits in the write data is low. As we have
discussed in Observation 2 and reported in Figure 2, on aver-
age, only 33% of PCM writes in the evaluated workloads has
more than 60% SET bits in the write data. Flip-N-Write has
lower energy than PreSET in scenarios where the number of
SET bits is low. This is because Flip-N-Write minimizes pro-
gramming of PCM cells during a write by analyzing both the
write data and the overwritten content. Finally, PreSET over-
writes unknown content when there is no opportunity to
prepare the memory content due to outstanding requests in
the request queue. Overwriting unknown content increases
energy consumption.
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Figure 14. Access latency normalized to Baseline for the evaluated workloads.
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Figure 15. Energy consumption normalized to Baseline for the evaluated workloads.
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Third, although DATACON incurs energy overhead for
methodically re-initializing unused memory locations, the
average energy consumption of DATACON is still 27% lower
than Baseline, 26% lower than Flip-N-Write, and 43% lower
than PreSET. This improvement is because DATACON ex-
ploits the energy-latency trade-offs of SET and RESET oper-
ations of the PCM cells in selecting between using only SET
or only RESET operations during a PCM write, unlike Pre-
SET, which always uses only SET operations, or Flip-N-Write,
which uses both SET and RESET operations during a PCM
write. As explained in Section 6.1, DATACON minimizes
the probability of overwriting unknown content among the
three mechanisms, which also reduces energy consumption.
6.4 Re-Initialization Overhead
Figure 16 plots the total PCM energy distributed into en-
ergy to service reads, writes, and re-initialization requests
in DATACON for the evaluated workloads. We make the
following two main observations from this data.
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Figure 16. Total PCM energy distributed into energy to
service reads, writes, and re-initialization requests.
First, PCM reads and writes constitute, on average, 89%
of the total PCM energy. The distribution of read and write
energy within a workload depends on the relative proportion
of PCM reads and writes in the workload. NAS_ua, which
has a higher proportion of PCM reads, has a higher frac-
tion of total energy spent on reads than NAS_bt, which has
higher proportion of PCM writes. Second, re-initialization
requests constitute, on average, 11% of the total PCM energy.
This overhead is to service the re-initialization of unused
memory locations in PCM, every time the available number
of initialized all-0s or all-1s memory locations falls below
the initialization threshold (thinit), which is set to 16.
6.5 LUT Sizing
Figure 17 plots DATACON’s execution time normalized to
Baseline for each of the evaluated workloads when the LUT
size is increased from 2 partitions (our default configuration)
to 8 partitions. We make two main observations.
First, when the LUT size is increased, the number of LUT
misses reduces and thus performance increases. With only 4
and 8 recently-used PCM partitions cached in the LUT, the
average execution time of DATACON is respectively, only 3%
and 5% lower than DATACONwith the default configuration.
Second, for most workloads, caching the address translation
of 2 recently-used PCM partitions is sufficient to provide
high performance and there is only marginal performance
improvement from caching more partitions. This is because
workloads exhibit a high degree of partition-level spatial
locality in accesses, which DATACON exploits to its benefit
in keeping the address translation overhead reasonable.
6.6 Overwriting Only All-0s or All-1s Content in
DATACON
We configure DATACON to overwrite only all-0s and only
all-1s content for every single PCM write, to evaluate the
benefits of having the ability to decide between all-0s and
all-1s depending on overwritten content. We call these two
modes of DATACON as DATACON-all-0s and DATACON-
all-1s, respectively. DATACON-all-1s could also be a good
mechanism to employ when memory content is encrypted
inside the memory chip, as explained in Section 4.3.1.
Figure 18 plots the execution time of DATACON, DATA-
CON-all-0s, and DATACON-all-1s normalized to Baseline
for the evaluated workloads. We make the following three
main observations.
First, between DATACON-all-0s and DATACON-all-1s,
DATACON-all-1s has higher performance. The average exe-
cution time of DATACON-all-1s is 58.5% lower than Baseline
and that of DATACON-all-0s is 34% lower than Baseline. As
discussed in Section 3.1, to overwrite all-1s content using
DATACON-all-1s, PCM cells are programmed in the RESET
direction, which has lower latency than programming the
PCM cells in the SET direction as required by DATACON-
all-0s to overwrite all-0s content.
Second, although both PreSET and DATACON-all-1s over-
write all-1s at every PCM write, the performance of DATA-
CON-all-1s is, on average, 50% higher than PreSET. This
is because PreSET requires the memory location to be ini-
tialized to all-1s content first before overwriting it during
a write. If there are outstanding requests in the request
queue, PreSET skips the initialization step and proceeds to
overwrite unknown content, thereby hurting performance.
DATACON-all-1s, on the other hand, overwrites any avail-
able all-1s location in PCM by translating the write address.
It also methodically re-initializes locations to all-1s to max-
imize the probability of overwriting them when servicing
write requests. Therefore, DATACON-all-1s overwrites all-
1s content for more PCM writes (on average, 2.3x more) than
PreSET does, thereby achieving higher performance.
Third, DATACON, which selects between overwriting
all-0s and all-1s based on the write data and the energy-
performance trade-offs, has higher performance than DATA-
CON-all-0s (average 10% lower execution time) and lower
performance than DATACON-all-1s (average 46% higher ex-
ecution time). Despite this relatively lower performance of
DATACON compared to DATACON-all-1s, DATACON out-
performs PreSET by achieving 27% lower average execution.
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Figure 17. Execution time of DATACON normalized to Baseline with three address translation cache sizes – 2 partitions
(32KB) (our default configuration), 4 partitions (64KB), and 8 partitions (128KB).
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Figure 18. Execution time of DATACON-all-0s and DATACON-all-1s normalized to Baseline for the evaluated workloads.
Figure 19 plots the total energy consumption of the four
mechanisms for the evaluated workloads. We make two
main observations. First, DATACON-all-1s leads to higher
energy consumption than DATACON-all-0s because RE-
SET operations used by DATACON-all-1s require higher
energy than SET operations used by DATACON-all-0s. Sec-
ond, DATACON has lower energy consumption than the
other mechanisms because DATACON selects between SET
and RESET operations by effectively considering the fraction
of 1s versus 0s in the write data and the associated energy-
performance trade-offs of SET and RESET operations (as
explained in Section 3).
6.7 Performance and Energy Trade-off
To analyze the performance and energy trade-off evaluation
performed by DATACON in response to the write data, we
designed a microbenchmark, where the same write data is
used for every PCM write access. We ran the microbench-
mark repeatedly while increasing the fraction of set bits in
the write data every time. Figure 20 plots the execution time
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Figure 19. Energy consumption of DATACON-all-0s and DATACON-all-1s normalized to Baseline for the evaluated workloads.
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and energy of DATACON normalized to peak points in each
curve when increasing the fraction of set bits from 0% (write
data is all-0s) to 100% (write data is all-1s). We make the
following two main observations.
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Figure 20. Execution time and energy of DATACON nor-
malized to their peak values with increasing fraction of SET
bits in the write data of a microbenchmark.
First, as the fraction of set bits in write data is increased,
energy consumption increases, reaching a peak at around
60%, and then decreases. This is due to the energy difference
of SET and RESET operations, which we have analyzed in
Section 3.1 and illustrated in our Observation 1 in Figure 1.
DATACON lowers the energy consumption by switching
from only SET operations (overwriting all-0s) to only RESET
operations (overwriting all-1s) as the fraction of SET bits in
the write data exceeds 60%. Second, as the RESET operation
in PCM has lower latency than the SET operation (see Ta-
ble 1), switching to using only RESET operations also leads
to lower execution time, i.e., higher performance.
6.8 Effect on PCM Lifetime
We compare the PCM lifetime (in years) obtained with DATA-
CON against Baseline and Baseline+SecurityRefresh, which
is our Baseline extended with a dynamic address translation
scheme called SecurityRefresh [118], a state-of-the-art wear-
leveling mechanism for PCM. We assume a pessimistic PCM
cell endurance of 107 writes. Figure 21 shows the impact of
DATACON on PCM lifetime for the evaluated workloads,
normalized to the lifetime obtained using Baseline+Security-
Refresh. We also plot the lifetime with Baseline (without
SecurityRefresh). We make two main observations.
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Figure 21. Effect of DATACON on PCM Lifetime relative to
Baseline with SecurityRefresh [118].
First, Baseline has an average 1.35% lower lifetime than
Baseline+SecurityRefresh. This is because the dynamic ad-
dress translation mechanism in Baseline+SecurityRefresh
distributes the PCM write requests of a workload to other
locations, balancing the wear-out of PCM cells. Baseline,
on the other hand, writes to only the memory locations re-
quested by the program, inducing higher wear-out in the
PCM cells in those requested locations.3 Second, the PCM
lifetime with DATACON is slightly lower than Baseline with
SecurityRefresh by, on average, 0.48%, despite both tech-
niques performing dynamic address translation when ser-
vicing PCM writes.4 This is due to the different optimization
objectives of the two techniques. When selecting a physical
address for a write request, DATACON searches for a mem-
ory location that contains the best data pattern for the write
data that would result in the lowest latency and energy. For
Baseline with SecurityRefresh, the objective is to redirect a
write request to a memory location that has the least wear-
out, but the content is unknown at the time of the write. We
observe that the impact of PreSET and Flip-N-Write on PCM
lifetime are both similar to Baseline without SecurityRefresh.
This is because both PreSET and Flip-N-Write do not use ad-
dress translation, which helps to level the wear-out in PCM.
DATACON achieves slightly better PCM lifetime than Base-
line, Flip-N-Write, and PreSET. We believe DATACON can
be combined with SecurityRefresh in the future to achieve
even smaller impact on PCM lifetime.
7 Related Works
To our knowledge, this is the first work that improves both
performance and energy consumption in PCM by analyzing
only the data to be written, without having to first read the
overwritten content.
7.1 Related Concepts in Flash Memory
The Erase and Program operations in Flash memory are
equivalent to the SET and RESET operations in PCM with
similar asymmetries in energy and latency. To facilitate erase-
before-write in Flash memory, logical-to-physical address
translations are performed to hide the long latency of erase
operations [44, 65, 87]. Invalidated physical locations are
erased periodically [25, 28].
DATACON is different from the erase-before-write in Flash
memory for three reasons. First, DATACON selects between
overwriting all-0s and all-1s based on energy-latency trade-
offs, whereas writing in Flash memory is always performed
on erased content (i.e., on all-1s). Second, the granularity of
read, write and re-initialization operations are the same in
DATACON, whereas the granularity of an erase operation
in Flash memory is much larger than the granularity of a
write operation, which leads to different performance and
energy trade-offs. Third, DATACON is an optional operation
and tries to maximize overwriting all-0s or all-1s, whereas
3SecurityRefresh’s lifetime improvement over Baseline is lower than that
reported in [118] because of the eDRAM write cache used in our system,
which mitigates PCM’s endurance problem by greatly reducing the number
of write accesses to PCM.
4DATACON has 25% higher performance and 40% lower energy than
Baseline+SecurityRefresh.
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an erase is a required operation before writing a block in
Flash memory. Inspired from the erase-before-write in Flash
memory, block erase is proposed for PCM [75].
7.2 Writeback Optimizations
Line-level writeback is proposed in [77, 105, 107], which
tracks the lines in a memory page that are dirty and selec-
tively writes only those lines to PCMwhen a DRAM/eDRAM
cache line is evicted. DATACON implements the line-level
writeback policy only to overwrite unknown content. Dy-
namic write consolidation is proposed in [79, 119, 122, 129,
135] to consolidate multiple writes targeting the same row
into one write operation. Write activity reduction is pro-
posed in [50, 51], which uses registers for servicing costly
PCM writes. Multi-stage PCM write is proposed in [108, 109,
142, 143] to improve PCM performance by completing a long-
latency write access to PCM in several steps, with each step
scheduled off the critical path of read accesses. DATACON is
complementary to all these approaches.
7.3 Read Before Write
Read before write is proposed to reduce the number of SET
operations when servicing PCMwrite accesses. One example
is the Flip-N-Write [33], which compares the overwritten
content with the write data to decide if writing an inverted
version of the data would result in a lower number of SET op-
erations than writing the requested data itself. Other works
propose variants of this approach [31, 39, 54, 93, 137], where
the write data is differentially encoded with the overwritten
content. The differentially-encoded data is used to overwrite
the content. All these techniques convert a PCM write opera-
tion into a PCM read, followed by a PCM write. We compare
DATACON to Flip-N-Write and find that DATACON per-
forms significantly better (Section 6).
7.4 Related Works in Multi-Level PCM
In recent PCM devices, PCM cells are used to store multiple
bits per cell (referred to as multilevel cell or MLC). MLC PCM
offers greater capacity per unit area at the cost of asymmetric
latency and energy in accessing the bits in a cell. Yoon et
al. propose an architectural technique for data placement in
MLC PCM [141], exploiting latency and energy asymmetries.
Qureshi et al. propose a morphable PCM system [108], dy-
namically adapting between high-density and high-latency
MLC PCM and low-density and low-latency single-level cell
PCM. Qureshi et al. propose write cancellation and pausing
to allow reads to be serviced faster by interrupting long write
operations in PCM [109]. Jiang et al. propose write trunca-
tion [56], where a write operation is truncated to allow read
operations, compensating for the loss in data integrity with
stronger ECC. These techniques are also complementary to
and can be combined with DATACON.
8 Conclusions
We introduce DATACON, a simple and effective mechanism
to reduce the latency and energy of write operations in Phase
Change Memory (PCM). DATACON is based on the key ob-
servation that overwriting unknown memory content can
incur significantly higher latency and energy compared to
overwriting known all-zeros or all-ones data pattern.
Based on this observation, DATACON redirects PCMwrite
requests to overwrite memory locations containing all-zeros
or all-ones, and overwrites unknown content only when it is
absolutely necessary to do so. The key idea is to estimate how
much a PCM write access would benefit from a particular
known content (i.e., all zeros or all ones) by comprehensively
considering the fraction of set bits in the write data and
the energy-latency trade-offs for SET and RESET operations
in PCM. Based on this estimate, DATACON translates the
logical write address to a physical address in PCM contain-
ing the best overwritten content and records this address
translation in a table to service future requests. DATACON
exploits the data access locality in workloads to cache a small
portion of address translation table inside the memory con-
troller, lowering the address translation latency. DATACON
methodically re-initializes unused memory locations to mini-
mize the probability of overwriting unknown content, which
improves both performance and energy efficiency. Results of
our experiments with workloads from SPEC CPU2017, NAS
Parallel Benchmarks, and state-of-the-art machine learning
applications show that DATACON improves the effective ac-
cess latency by 31%, system performance by 27%, and overall
system energy consumption by 43% compared to the best of
previously-proposed state-of-the-art techniques.
We conclude that DATACON is a simple yet efficient tech-
nique to reduce the latency and energy of PCMwrites, which
significantly improves performance and energy efficiency of
modern memory systems.
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